## ARM ${ }^{\circledR}$ Instruction Set

 Quick Reference Card| Key to Tables |  |
| :--- | :--- |
| \{cond $\}$ | Refer to Table Condition Field. Omit for unconditional execution. |
| <Operand2> | Refer to Table Flexible Operand 2. Shift and rotate are only available as part of Operand2. |
| <fields $>$ | Refer to Table PSR fields. |
| <PSR> | Either CPSR (Current Processor Status Register) or SPSR (Saved Processor Status Register) |
| \{S $\}$ | Updates condition flags if S present. |
| C*, V* | Flag is unpredictable in Architecture v4 and earlier, unchanged in Architecture v5 and later. |
| $Q$ | Sticky flag. Always updates on overflow (no $S$ option). Read and reset using MRS and MSR. |
| GE | Four Greater than or Equal flags. Always updated by parallel adds and subtracts. |
| x,y | B meaning half-register [15:0], or T meaning [31:16]. |
| $<$ immed_8r> | A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits. |
| $\{\mathrm{X}\}$ | RsX is Rs rotated 16 bits if X present. Otherwise, RsX is Rs. |
| $<$ prefix> | Refer to Table Prefixes for Parallel instructions |
| $<$ p_mode> | Refer to Table Processor Modes |
| R13m | R13 for the processor mode specified by <p_mode> |


| \{endianness \} | Can be BE (Big Endian) or LE (Little Endian). |
| :--- | :--- |
| <a_mode2> | Refer to Table Addressing Mode 2. |
| <a_mode2P> | Refer to Table Addressing Mode 2 (Post-indexed only). |
| <a_mode3> | Refer to Table Addressing Mode 3. |
| <a_mode4L> | Refer to Table Addressing Mode 4 (Block load or Stack pop). |
| <a_mode4S> | Refer to Table Addressing Mode 4 (Block store or Stack push). |
| <a_mode5> | Refer to Table Addressing Mode 5. |
| <reglist> | A comma-separated list of registers, enclosed in braces \{ and \}. |
| <reglist-PC> | As <reglist>, must not include the PC. |
| <reglist +PC> | As <reglist>, including the PC. |
| $\{!\}$ | Updates base register after data transfer if ! present. |
| $+/-$ | +or.- (+ may be omitted.) |
| § | Refer to Table ARM architecture versions. |
| <iflags> | Interrupt flags. One or more of a, i, f (abort, interrupt, fast interrupt). |
| $\{$ R $\}$ | Rounds result to nearest if R present, otherwise truncates result. |


| Operation |  | § | Assembler | S updates | Q | Action |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Arithmetic | Add |  | ADD cond\} \{S \} Rd, Rn, <operand2> | $\begin{array}{lllll}\mathrm{N} & \mathrm{Z} & \mathrm{C} & \mathrm{V}\end{array}$ |  | Rd := Rn + Operand2 |
|  | with carry |  | ADC \{cond\}\{S\} Rd, Rn, <operand2> | $\mathrm{N} \quad \mathrm{Z}$ |  | Rd := Rn + Operand $2+$ Carry |
|  | saturating | 5 E | QADD \{ cond\} Rd, Rm, Rn |  | Q | $\mathrm{Rd}:=\mathrm{SAT}(\mathrm{Rm}+\mathrm{Rn})$ |
|  | double saturating | 5E | QDADD cond\} Ra, Rm, Rn |  | Q | $\operatorname{Rd}:=\operatorname{SAT}(\operatorname{Rm}+\operatorname{SAT}(\mathrm{Rn} * 2)$ ) |
|  | Subtract |  | SUB $\{$ cond $\}$ S $\}$ Rd, Rn, <operand2> | N $\quad \mathrm{Z}$ |  | Rd := Rn - Operand2 |
|  | with carry |  | SBC \{cond\}\{S\} Rd, Rn, <Operand2> | $\mathrm{N} \quad \mathrm{Z}$ |  | Rd := Rn - Operand2 - NOT(Carry) |
|  | reverse subtract |  | RSB \{cond\} \{S \} Rd, Rn, <Operand2> | $\mathrm{N} \quad \mathrm{Z}$ |  | Rd : $=$ Operand $2-\mathrm{Rn}$ |
|  | reverse subtract with carry |  | RSC \{cond\}\{S\} Rd, Rn, <operand2> | $\mathrm{N} \quad \mathrm{Z}$ |  | $\mathrm{Rd}:=$ Operand $2-\mathrm{Rn}-\mathrm{NOT}($ Carry $)$ |
|  | saturating | 5E | QSUB coond \} Rd, Rm, Rn |  | Q | $\mathrm{Rd}:=\mathrm{SAT}(\mathrm{Rm}-\mathrm{Rn})$ |
|  | double saturating | 5 E | QDSUB \{cond\} Ra, Rm, Rn |  | Q | $\mathrm{Rd}:=\mathrm{SAT}(\mathrm{Rm}-\mathrm{SAT}(\mathrm{Rn} * 2)$ ) |
|  | Multiply | 2 | MUL $\{$ cond\} $\{\mathrm{S}\} \mathrm{Rd}$, Rm, Rs | N Z C* |  | $\mathrm{Rd}:=(\mathrm{Rm} * \mathrm{Rs})[31: 0]$ |
|  | and accumulate | 2 | MLA $\{$ cond $\}$ \{S\} Rd, Rm, Rs, Rn | $\mathrm{N} \quad \mathrm{Z} \quad \mathrm{C}$ * |  | $\mathrm{Rd}:=((\mathrm{Rm} * \mathrm{Rs})+\mathrm{Rn})[31: 0]$ |
|  | unsigned long | M | UMULL\{cond\} \{S \} RdLo, RdHi, Rm, Rs | N Z C*** |  | RdHi,RdLo := unsigned(Rm * Rs) |
|  | unsigned accumulate long | M | UMLAL $\{$ cond $\{$ \{S RdLo, RdHi, Rm, Rs | $\mathrm{N} \quad \mathrm{Z}$ C* $\mathrm{V}^{*}$ |  | RdHi,RdLo := unsigned(RdHi,RdLo + Rm * Rs) |
|  | unsigned double accumulate long | 6 | UMAAL \{cond\} RdLo, RdHi, Rm, Rs |  |  | RdHi,RdLo := unsigned(RdHi + RdLo + Rm * Rs) |
|  | Signed multiply long | M | SMULL\{cond\} \{S ${ }^{\text {d }}$ RLLo, RdHi, Rm, Rs | N Z Z C* $\mathrm{V}^{*}$ |  | RdHi,RdLo := signed(Rm * Rs) |
|  | and accumulate long | M | SMLAL \{cond\}\{s\} RdLo, RdHi, Rm, Rs | $\mathrm{N} \quad \mathrm{Z}$ C**** |  | RdHi,RdLo := signed(RdHi,RdLo + Rm * Rs) |
|  | 16 * 16 bit | 5E | SmULxy\{cond\} Rd, Rm, Rs |  |  | $\mathrm{Rd}:=\mathrm{Rm}[\mathrm{x}]$ * Rs[y] |
|  | 32 * 16 bit | 5E | SMULWy \{cond\} Rd, Rm, Rs |  |  | $\mathrm{Rd}:=(\mathrm{Rm}$ * $\mathrm{Rs}[\mathrm{y}])[47: 16]$ |
|  | 16 * 16 bit and accumulate | 5E | SMLAxy\{cond\} Rd, Rm, Rs, Rn |  | Q | $\mathrm{Rd}:=\mathrm{Rn}+\mathrm{Rm}[\mathrm{x}]$ * Rs[y] |
|  | $32 * 16$ bit and accumulate | 5E | SMLAWy \{cond\} Rd, Rm, Rs, Rn |  | Q | $\mathrm{Rd}:=\mathrm{Rn}+(\mathrm{Rm} * \mathrm{Rs}[\mathrm{y}]$ [47:16] |
|  | $16 * 16$ bit and accumulate long | 5E | SMLALxy \{cond\} RdLo, RdHi, Rm, Rs |  |  | RdHi,RdLo := RdHi,RdLo + Rm[x] * Rs[y] |
|  | Dual signed multiply, add | 6 | SmuAd $\{\mathrm{X}$ \} \{cond\} Rd, Rm, Rs |  | Q | $\operatorname{Rd}:=\operatorname{Rm}[15: 0]$ * RsX[15:0] + Rm[31:16] * RsX[31:16] |
|  | and accumulate | 6 | SMLAD $\{\mathrm{X}\}$ \{cond\} Rd, Rm, Rs, Rn |  | Q | $\mathrm{Rd}:=\mathrm{Rn}+\operatorname{Rm}[15: 0]$ * $\mathrm{RsX}[15: 0]+\operatorname{Rm}[31: 16]$ * RsX[31:16] |
|  | and accumulate long | 6 | SMLALD $\{\mathrm{X}\}$ \{cond\} RdHi, RdLo, Rm, Rs |  | Q | RdHi,RdLo := RdHi,RdLo + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16] |
|  | Dual signed multiply, subtract | 6 | SMUSD $\{\mathrm{X}\}$ \{cond\} Rd, Rm, Rs |  | Q | $\operatorname{Rd}:=\operatorname{Rm}[15: 0]$ * RsX[15:0] - Rm[31:16] * RsX[31:16] |
|  | and accumulate | 6 | SMLSD $\{\mathrm{X}\}$ \{cond\} Rd, Rm, Rs, Rn |  | Q | $\mathrm{Rd}:=\mathrm{Rn}+\operatorname{Rm}[15: 0]$ * RsX[15:0] - Rm[31:16] * RsX[31:16] |
|  | and accumulate long | 6 | SMLSLD $\{\mathrm{X}$ \} \{cond\} RdHi, RdLo, Rm, Rs |  | Q | RdHi,RdLo := RdHi,RdLo + Rm[15:0] * RsX[15:0] - Rm[31:16] * RsX[31:16] |
|  | Signed most significant word multiply | 6 | SMMUL $\{\mathrm{R}\}$ \{cond\} Rd, Rm, Rs |  |  | $\mathrm{Rd}:=(\mathrm{Rm} * \mathrm{Rs})[63: 32]$ |
|  | and accumulate | 6 | SMMLA $\{\mathrm{R}\}$ \{cond\} Rd, Rm, Rs, Rn |  |  | $\mathrm{Rd}:=\mathrm{Rn}+(\mathrm{Rm} * \mathrm{Rs})[63: 32]$ |
|  | and subtract | 6 | SmmLS \{R\} \{cond\} Rd, Rm, Rs, Rn |  |  | Rd $:=\mathrm{Rn}-(\mathrm{Rm} * \mathrm{Rs})[63: 32]$ |
|  | Multiply with internal 40-bit accumulate | XS | MIA cond\} Ac, Rm, Rs |  |  | $\mathrm{Ac}:=\mathrm{Ac}+\mathrm{Rm} * \mathrm{Rs}$ |
|  | packed halfword | XS | MIAPH $\{$ cond $\}$ Ac, Rm, Rs |  |  | Ac :=Ac $+\operatorname{Rm}[15: 0] * \operatorname{Rs}[15: 0]+\operatorname{Rm}[31: 16] * \operatorname{Rs}[31: 16]$ |
|  | halfword | XS | MIAxy $\{$ cond $\}$ Ac, Rm, Rs |  |  | $\mathrm{Ac}:=\mathrm{Ac}+\operatorname{Rm}[\mathrm{x}] * \mathrm{Rs}[\mathrm{y}]$ |
|  | Count leading zeroes | 5 | $\operatorname{CLZ}\{$ cond $\} \mathrm{Rd}, \mathrm{Rm}$ |  |  | $\mathrm{Rd}:=$ number of leading zeroes in Rm |

## ARM Addressing Modes Quick Reference Card

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Operation \& \& § \& Assembler \& S updates \& Q \& GE \& Action \\
\hline Parallel arithmetic \& \begin{tabular}{l}
Halfword-wise addition \\
Halfword-wise subtraction \\
Byte-wise addition \\
Byte-wise subtraction \\
Halfword-wise exchange, add, subtract Halfword-wise exchange, subtract, add Unsigned sum of absolute differences and accumulate
\end{tabular} \& \begin{tabular}{l|l|}
6 \\
6 \\
6 \& \\
6 \& \\
6 \& \\
6 \& \\
6 \& \\
6
\end{tabular} \& <prefix>ADD16\{cond\} Rd, Rn, Rm
<prefix>SUB16\{cond\} Rd, Rn, Rm
<prefix>ADD8\{cond\} Rd, Rn, Rm
<prefix>SUB8 \{cond\} Rd, Rn, Rm
<prefix>ADDSUBX \{cond\} Rd, Rn, Rm
<prefix>SUBADDX\{cond\} Rd, Rn, Rm
USAD8\{cond\} Rd, Rm, Rs
USADA8\{cond\} Rd, Rm, Rs, Rn \& \& \& GE
GE
GE
GE
GE
GE
GE \& \(\operatorname{Rd}[31: 16]:=\operatorname{Rn}[31: 16]+\operatorname{Rm}[31: 16], \operatorname{Rd}[15: 0]:=\operatorname{Rn}[15: 0]+\operatorname{Rm}[15: 0]\)
\(\operatorname{Rd}[31: 16]:=\operatorname{Rn}[31: 16]-\operatorname{Rm}[31: 16], \operatorname{Rd}[15: 0]:=\operatorname{Rn}[15: 0]-\operatorname{Rm}[15: 0]\)
\(\operatorname{Rd}[31: 24]:=\operatorname{Rn}[31: 24]+\operatorname{Rm}[3124], \operatorname{Rd}[23: 16]: \operatorname{Rn}[23: 16]+\operatorname{Rm}[23: 16]\),
\(\operatorname{Rd} 15: 8]:=\operatorname{Rn}[15: 8]+\operatorname{Rm}[15: 8] \operatorname{Rd}[770]: \operatorname{Rn}[7: 0]+\operatorname{Rm}[7: 0]\)
\(\operatorname{Rd}[31: 24]:=\operatorname{Rn}[31: 24]-\operatorname{Rm}[31: 24], \operatorname{Rd}[23: 16]=\operatorname{Rn}[23: 16]-\operatorname{Rm}[23: 16]\),
\(\operatorname{Rd}[15: 8]:=\operatorname{Rn}[15: 8]-\operatorname{Rm}[15: 8], \operatorname{Rd}[7: 0]:=\operatorname{Rn}[7: 0]-\operatorname{Rm}[7: 0]\)
\(\operatorname{Rd}[31: 16]:=\operatorname{Rn}[31: 16]+\operatorname{Rm}[15: 0], \operatorname{Rd}[15: 0]:=\operatorname{Rn}[15: 0]-\operatorname{Rm}[31: 16]\)
\(\operatorname{Rd}[31: 16]:=\operatorname{Rn}[31: 16]-\operatorname{Rm}[15: 0], \operatorname{Rd}[15: 0]:=\operatorname{Rn}[15: 0]+\operatorname{Rm}[31: 16]\)
\(\operatorname{Rd}:=\operatorname{Abs}(\operatorname{Rm}[31: 24]-\operatorname{Rs}[31: 24])+\operatorname{Abs}(\operatorname{Rm}[23: 16]-\operatorname{Rs}[23: 16])\)
\(+\operatorname{Abs}(\operatorname{Rm}[15: 8]-\operatorname{Rs}[15: 8])+\operatorname{Abs}(\operatorname{Rm}[7: 0]-\operatorname{Rs}[7: 0])\)
\(\operatorname{Rd}:=\operatorname{Rn}+\operatorname{Abs}(\operatorname{Rm}[31: 24]-\operatorname{Rs}[31: 24])+\operatorname{Abs}(\operatorname{Rm}[23: 16]-\operatorname{Rs}[23: 16])\)
\(+\operatorname{Abs}(\operatorname{Rm}[15: 8]-\operatorname{Rs}[15: 8])+\operatorname{Abs}(\operatorname{Rm}[7: 0]-\operatorname{Rs}[7: 0])\)
\(\operatorname{Re}\) \\
\hline Move \&  \& \[
\begin{array}{|c}
3 \\
3 \\
3 \\
\mathrm{XS} \\
\mathrm{XS} \\
6 \\
\hline
\end{array}
\] \& ```
MOV{cond}{S} Rd, <Operand2>
MVN{cond}{S} Rd, <Operand2>
MRS{cond} Rd, <PSR>
MSR{cond} <PSR>_<fields>, Rm
MSR{cond} <PSR>_<fields>, \#<immed_8r>
MRA{cond} RdLo, RdHi, Ac
MAR{cond} Ac, RdLo, RdHi
CPY{cond} Rd, <Operand2>
``` \& \[
\begin{array}{lll}
\hline N \& Z \& C \\
N \& Z \& C
\end{array}
\] \& \& \& \[
\begin{aligned}
\& \mathrm{Rd}:=\text { Operand2 } \\
\& \mathrm{Rd}:=0 \times \mathrm{xFFFFFFFF} \text { EOR Operand2 } \\
\& \mathrm{Rd}:=\text { PSR } \\
\& \text { PSR }:=\text { Rm (selected bytes only) } \\
\& \text { PSR }:=\text { immed_8r (selected bytes only) } \\
\& \mathrm{RdLo}:=\text { Ac[31:0], RdHi }:=\mathrm{Ac}[39: 32] \\
\& \mathrm{Ac}[31: 0]:=\mathrm{RdLo}, \mathrm{Ac}[39: 32]:=\text { RdHi } \\
\& \operatorname{Rd}:=\text { Operand2 } 2
\end{aligned}
\] \\
\hline Logical \& \begin{tabular}{l}
Test \\
Test equivalence \\
AND \\
EOR \\
ORR \\
Bit Clear
\end{tabular} \& \& \begin{tabular}{l}
TST\{cond\} Rn, <Operand2> \\
TEQ\{cond\} Rn, <Operand2> \\
AND \(\{\) cond \(\}\) \{S \(\}\) Rd, \(R n\), <Operand2> \\
EOR\{cond\}\{S\} Rd, Rn, <Operand2> \\
ORR\{cond\}\{S\} Rd, Rn, <Operand2> \\
BIC\{cond\}\{S\} Rd, Rn, <Operand2>
\end{tabular} \& \[
\begin{array}{lll}
\mathrm{N} \& \mathrm{Z} \& C \\
\mathrm{~N} \& Z \& C \\
\mathrm{~N} \& Z \& C \\
\mathrm{~N} \& \mathrm{Z} \& \mathrm{C} \\
\mathrm{~N} \& \mathrm{Z} \& \mathrm{C} \\
\mathrm{~N} \& Z \& C \\
\hline
\end{array}
\] \& \& \& \begin{tabular}{l}
Update CPSR flags on Rn AND Operand2 \\
Update CPSR flags on Rn EOR Operand2 \\
Rd := Rn AND Operand2 \\
Rd :=Rn EOR Operand2 \\
\(\mathrm{Rd}:=\mathrm{Rn}\) OR Operand2 \\
\(\mathrm{Rd}:=\mathrm{Rn}\) AND NOT Operand2
\end{tabular} \\
\hline Compare \& Compare negative \& \& CMP \{cond\} Rn, <Operand2>
CMN \{cond\} Rn, <Operand2> \& \[
\begin{array}{llll}
\hline \mathrm{N} \& \mathrm{Z} \& \mathrm{C} \& \mathrm{~V} \\
\mathrm{~N} \& \mathrm{Z} \& \mathrm{C} \& \mathrm{~V} \\
\hline
\end{array}
\] \& \& \& Update CPSR flags on Rn - Operand2 Update CPSR flags on \(\mathrm{Rn}+\) Operand2 \\
\hline Saturate \& \begin{tabular}{l}
Signed saturate word, right shift left shift Signed saturate two halfwords Unsigned saturate word, right shift left shift \\
Unsigned saturate two halfwords
\end{tabular} \& 6
6
6 \& \begin{tabular}{l}
SSAT\{cond\} Rd, \#<sat>, Rm\{, ASR <sh>\} SSAT \{cond\} Rd, \#<sat>, Rm\{, LSL <sh>\} SSAT16\{cond\} Rd, \#<sat>, Rm \\
USAT \(\{\) cond \(\}\) Rd, \#<sat>, Rm\{, ASR <sh>\} USAT\{cond\} Rd, \#<sat>, Rm\{, LSL <sh>\} USAT16\{cond\} Rd, \#<sat>, Rm
\end{tabular} \& \& Q
Q
Q

Q
Q

Q \& \& | Rd := SignedSat((Rm ASR sh), sat). < sat > range 0-31, < sh> range 1-32. |
| :--- |
| Rd := SignedSat((Rm LSL sh), sat). <sat> range 0-31, <sh> range 0-31. |
| $\operatorname{Rd}[31: 16]$ := SignedSat(Rm[31:16], sat), |
| $\operatorname{Rd}[15: 0]:=$ SignedSat(Rm[15:0], sat). < sat > range 0-15. |
| Rd := UnsignedSat((Rm ASR sh), sat). < sat > range 0-31, <sh> range 1-32. |
| Rd := UnsignedSat((Rm LSL sh), sat). < sat> range 0-31, <sh> range 0-31. |
| $\operatorname{Rd}[31: 16]$ := UnsignedSat(Rm[31:16], sat), |
| $\operatorname{Rd}[15: 0]:=$ UnsignedSat(Rm[15:0], sat). < sat > range 0-15. | <br>

\hline
\end{tabular}

## ARM Instruction Set

## Quick Reference Card

| Operation |  | § | Assembler | Action | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pack | Pack halfword bottom + top Pack halfword top + bottom | $6$ | $\begin{aligned} & \text { PKHBT }\{\text { cond }\} \operatorname{Rd}, \operatorname{Rn}, \operatorname{Rm}\{, \text { LSL \#<sh>\} } \\ & \text { PKHTB }\{\text { cond }\} \\ & \mathrm{Rd}, \mathrm{Rn}, \operatorname{Rm}\{, \mathrm{ASR} \text { \#<sh> }\} \end{aligned}$ | $\begin{aligned} & \operatorname{Rd}[15: 0]:=\operatorname{Rn}[15: 0], \operatorname{Rd}[31: 16]:=(\operatorname{Rm} \text { LSL sh)[31:16]. sh } 0-31 . \\ & \operatorname{Rd}[31: 16]:=\operatorname{Rn}[31: 16], \operatorname{Rd}[15: 0]:=(\operatorname{Rm} \text { ASR sh)[15:0]. sh 1-32. } \end{aligned}$ |  |
| Signed extend | Halfword to word <br> Two bytes to halfwords <br> Byte to word | $\begin{aligned} & \hline 6 \\ & 6 \\ & 6 \\ & \hline \end{aligned}$ | SXTH\{cond\} Rd, Rm\{, ROR \#<sh>\} SXTB16\{cond\} Rd, Rm\{, ROR \#<sh>\} SXTB\{cond\} Rd, Rm\{, ROR \#<sh>\} | $\begin{aligned} & \operatorname{Rd}[31: 0]:=\operatorname{SignExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[15: 0]) \text {. sh } 0-3 . \\ & \operatorname{Rd}[31: 16]:=\operatorname{SignExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \text { sh) })[23: 16]), \\ & \operatorname{Rd}[15: 0]:=\operatorname{SignExtend}(\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[7: 0]) \text {. sh } 0-3 . \\ & \operatorname{Rd}[31: 0]:=\operatorname{SignExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[7: 0]) \text {. sh } 0-3 . \\ & \hline \end{aligned}$ |  |
| Unsigned extend | Halfword to word Two bytes to halfwords <br> Byte to word | $\begin{aligned} & \hline 6 \\ & 6 \\ & 6 \\ & \hline \end{aligned}$ | UXTH\{cond\} Rd, $\operatorname{Rm}\{, \operatorname{ROR} \#<$ sh> $\}$ UXTB16\{cond\} Rd, $\operatorname{Rm}\{, \operatorname{ROR~\# <sh>\} }$ UXTB $\{$ cond $\} \operatorname{Rd,~} \operatorname{Rm}\{, \operatorname{ROR} \#<$ sh> $\}$ | $\begin{aligned} & \operatorname{Rd}[31: 0]:=\text { ZeroExtend((Rm ROR }(8 * \operatorname{sh}))[15: 0]] \text {. sh 0-3. } \\ & \operatorname{Rd}[31: 16]:=\text { ZeroExtend((Rm ROR }(8 * \operatorname{sh}))[23: 16]), \\ & \operatorname{Rd}[15: 0]:=\text { ZeroExtend }(\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[7: 0]) \text {. sh } 0-3 . \\ & \operatorname{Rd}[31: 0]:=\text { ZeroExtend((Rm ROR }(8 * \operatorname{sh}))[7: 0]) \text {. sh } 0-3 . \end{aligned}$ |  |
| Signed extend with add | Halfword to word, add Two bytes to halfwords, add <br> Byte to word, add | $\begin{aligned} & \hline 6 \\ & 6 \\ & 6 \\ & \hline \end{aligned}$ | SXTAH\{cond \} Rd, Rn, Rm $\{, \operatorname{ROR~\# <\text {sh}>\} }$ SXTAB16\{cond $\} \operatorname{Rd}, \operatorname{Rn}, \operatorname{Rm}\{, \operatorname{ROR~\# <sh>\} }$ SXTAB $\{$ cond $\} \operatorname{Rd}, \operatorname{Rn}, \operatorname{Rm}\{, \operatorname{ROR~\# <\text {sh}>\} }$ | $\begin{aligned} & \operatorname{Rd}[31: 0]:=\operatorname{Rn}[31: 0]+\operatorname{SignExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \text { sh }))[15: 0]) \text { sh } 0-3 . \\ & \operatorname{Rd}[31: 16]:=\operatorname{Rn}[31: 16]+\operatorname{SignExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[23: 16]), \\ & \operatorname{Rd}[15: 0]:=\operatorname{Rn}[15: 0]+\operatorname{SignExtend}(\operatorname{Rm} \operatorname{ROR}(8 * \text { sh) })[7: 0]) \text { sh } 0-3 . \\ & \operatorname{Rd}[31: 0]:=\operatorname{Rn}[31: 0]+\operatorname{SignExtend}(\operatorname{Rm} \operatorname{ROR}(8 * \text { sh) })[7: 0]) \text { sh } 0-3 . \\ & \hline \end{aligned}$ |  |
| Unsigned extend with add | Halfword to word, add Two bytes to halfwords, add <br> Byte to word, add | $\begin{aligned} & \hline 6 \\ & 6 \\ & 6 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \operatorname{Rd}[31: 0]:=\operatorname{Rn}[31: 0]+\operatorname{ZeroExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \text { sh) })[15: 0]) \text { sh } 0-3 . \\ & \operatorname{Rd}[31: 16]:=\operatorname{Rn}[31: 16]+\operatorname{ZeroExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[23: 16]), \\ & \operatorname{Rd}[15: 0]:=\operatorname{Rn}[15: 0]+\operatorname{ZeroExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \text { sh) })[7: 0]) \text { sh } 0-3 . \\ & \operatorname{Rd}[31: 0]:=\operatorname{Rn}[31: 0]+\operatorname{ZeroExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \text { sh }))[7: 0]) \text { sh } 0-3 . \\ & \hline \end{aligned}$ |  |
| Reverse bytes | In word <br> In both halfwords <br> In low halfword, sign extend | $6$ $6$ $6$ | $\operatorname{REV}\{$ cond $\} \mathrm{Rd}, \mathrm{Rm}$ $\mathrm{REV} 16\{$ cond $\}$ RE R, Rm | $\begin{aligned} & \operatorname{Rd}[31: 24]:=\operatorname{Rm}[7: 0], \operatorname{Rd}[23: 16]:=\operatorname{Rm}[15: 8], \\ & \operatorname{Rd}[15: 8]:=\operatorname{Rm}[23: 16], \operatorname{Rd}[7: 0]:=\operatorname{Rm}[31: 24] \\ & \operatorname{Rd}[15: 8]:=\operatorname{Rm}[7: 0], \operatorname{Rd}[7: 0]:=\operatorname{Rm}[15: 8], \\ & \operatorname{Rd}[31: 24]:=\operatorname{Rm}[23: 16], \operatorname{Rd}[23: 16]:=\operatorname{Rm}[31: 24] \\ & \operatorname{Rd}[15: 8]:=\operatorname{Rm}[7: 0], \operatorname{Rd}[7: 0]:=\operatorname{Rm}[15: 8], \\ & \operatorname{Rd}[31: 16]:=\operatorname{Rm}[7] * \& F F F \end{aligned}$ |  |
| Select | Select bytes | 6 | SEL \{cond\} Rd, Rn, Rm | $\begin{aligned} & \hline \operatorname{Rd[7:0]:=\operatorname {Rn}[7:0]\text {ifGE[0]}=1,\text {else}\operatorname {Rd}[7:0]:=\operatorname {Rm}[7:0]} \\ & \text { Bits[15:8], [23:16], [31:24] selected similarly by GE[1], GE[2], GE[3] } \end{aligned}$ |  |
| Branch | Branch <br> with link <br> and exchange <br> with link and exchange (1) <br> with link and exchange (2) and change to Java state | $\left\lvert\, \begin{gathered} 4 \mathrm{~T}, 5 \\ 5 \mathrm{~T} \\ \\ 5 \\ 5 \mathrm{~J}, 6 \end{gathered}\right.$ | $\begin{aligned} & \mathrm{B}\{\text { cond }\} \text { label } \\ & \mathrm{BL}\{\text { cond }\} \text { label } \\ & \mathrm{BX}\{\text { cond }\} \mathrm{Rm} \\ & \mathrm{BLX} \text { label } \\ & \mathrm{BLX}\{\text { cond }\} \mathrm{Rm} \\ & \mathrm{BXJ}\{\text { cond }\} \\ & \mathrm{Rm} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{R} 15:=\text { label } \\ & \mathrm{R} 14:=\text { address of next instruction, } \mathrm{R} 15:=\text { label } \\ & \mathrm{R} 15:=\mathrm{Rm}, \text { Change to Thumb if } \mathrm{Rm}[0] \text { is } 1 \\ & \mathrm{R} 14:=\text { address of next instruction, } \mathrm{R} 15:=\text { label, Change to Thumb } \\ & \mathrm{R} 14:=\text { address of next instruction, } \mathrm{R} 15:=\operatorname{Rm}[31: 1] \\ & \text { Change to Thumb if Rm}[0] \text { is } 1 \\ & \text { Change to Java state } \end{aligned}$ | label must be within $\pm 32 \mathrm{Mb}$ of current instruction. label must be within $\pm 32 \mathrm{Mb}$ of current instruction. <br> Cannot be conditional. label must be within $\pm 32 \mathrm{Mb}$ of current instruction. |
| Processor state change | Change processor state <br> Change processor mode Set endianness <br> Store return state <br> Return from exception <br> Breakpoint | $\begin{aligned} & \hline 6 \\ & 6 \\ & 6 \\ & 6 \\ & 6 \\ & 6 \\ & 6 \end{aligned}$ | ```CPSID <iflags> {, #<p_mode>} CPSIE <iflags> {, #<p_mode>} CPS #<p_mode> SETEND <endianness> SRS<a_mode4S> #<p_mode>{!} RFE<a_mode4L> Rn{!} BKPT <immed_16>``` | Disable specified interrups, optional change mode. Enable specified interrups, optional change mode. <br> Sets endianness for loads and saves. <endianness> can be BE (Big Endian) or LE (Little Endian). <br> $[\mathrm{R} 13 \mathrm{~m}]:=\mathrm{R} 14,[\mathrm{R} 13 \mathrm{~m}+4]:=$ CPSR <br> PC := [Rn], CPSR := [Rn +4] <br> Prefetch abort or enter debug state. | Cannot be conditional. Cannot be conditional. Cannot be conditional. Cannot be conditional. <br> Cannot be conditional. Cannot be conditional. Cannot be conditional. |
| Software interrupt | Software interrupt |  | SWI \{cond\} <immed_24> | Software interrupt processor exception. | 24-bit value encoded in instruction. |
| No Op | No operation | 5 | NOP | None |  |

## ARM Addressing Modes Quick Reference Card

| Operation |  | § | Assembler | Action | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load | Word <br> User mode privilege branch (§ 5T: and exchange) |  | LDR\{cond\} Rd, <a_mode2> LDR\{cond\}T Rd, <a_mode2P> LDR\{cond\} R15, <a_mode2> | Rd := [address] <br> R15 := [address][31:1] <br> (§ 5T: Change to Thumb if [address][0] is 1) | Rd must not be R15. <br> Rd must not be R15. |
|  | Byte User mode privilege |  | LDR\{cond\}B Rd, <a_mode2> <br> LDR\{cond\}BT Rd, <a_mode2P> | Rd := ZeroExtend[byte from address] | Rd must not be R15. <br> Rd must not be R15. |
|  | signed | 4 | LDR\{cond\}SB Rd, <a_mode3> | Rd := SignExtend[byte from address] | Rd must not be R15. |
|  | Halfword | 4 | LDR\{cond\}H Rd, <a_mode3> | Rd := ZeroExtent[halfword from address] | Rd must not be R15. |
|  | signed | 4 | LDR\{cond\}SH Rd, <a_mode3 | Rd := SignExtend[halfword from address] | Rd must not be R15 |
|  | Doubleword | 5E* | LDR\{cond\}D Rd, <a_mode3> | $\mathrm{Rd}:=\text { [address], } \mathrm{R}(\mathrm{~d}+1):=[\text { address }+4]$ | Rd must be even, and not R14. |
| Load multiple | Pop, or Block data load return (and exchange) |  | LDM $\{$ cond $\}$ <a_mode4L> Rn\{!\}, <reglist-PC> LDM $\{$ cond $\}$ <a_mode4L> Rn\{!\}, <reglist+PC> | Load list of registers from [Rn] <br> Load registers, R15 := [address][31:1] <br> (§ 5 T : Change to Thumb if [address][0] is 1 ) |  |
|  | and restore CPSR <br> User mode registers <br> Memory system hint |  | $\operatorname{LDM}\{$ cond $\}<a \_m o d e 4 L>\operatorname{Rn}\{!\},<r e g l i s t+P C>^{\wedge}$ LDM $\{$ cond $\}<a \_m o d e 4 L>R n,<r e g l i s t-P C>\wedge$ PLD <a mode2> | Load registers, branch (§ 5T: and exchange), CPSR := SPSR Load list of User mode registers from [Rn] Memory may prepare to load from address | Use from exception modes only. Use from privileged modes only. Cannot be conditional. |
| Soft preload Load exclusive | Memory system hint Semaphore operation | $\begin{array}{\|c} \hline 5 E^{*} \\ 6 \end{array}$ | PLD <a_mode2> <br> LDREX\{cond\} Rd, [Rn] | Memory may prepare to load from address $\mathrm{Rd}:=[\mathrm{Rn}]$, tag address as exclusive access Outstanding tag set if not shared address | Cannot be conditional. <br> Rd, Rn must not be R15. |
| Store | Word <br> User mode privilege Byte <br> User mode privilege <br> Halfword <br> Doubleword | $\begin{gathered} 4 \\ 5 E^{*} \end{gathered}$ | STR\{cond\} Rd, <a_mode2> <br> STR\{cond\}T Rd, <a_mode2P> <br> STR\{cond\}B Rd, <a_mode2> <br> STR\{cond\}BT Rd, <a_mode2P> <br> STR\{cond\}H Rd, <a_mode3> <br> STR\{cond\}D Rd, <a mode3> | $[$ address $]:=\operatorname{Rd}$ [address] $:=\operatorname{Rd}$ [address $][7: 0]:=\operatorname{Rd}[7: 0]$ [address $][7: 0]:=\operatorname{Rd}[7: 0]$ [address $][15: 0]:=\operatorname{Rd}[15: 0]$ [address $]:=\operatorname{Rd}$, [address +4$]:=\operatorname{R}(\mathrm{d}+1)$ | Rd must be even, and not R14. |
| Store multiple | Push, or Block data store User mode registers |  | $\operatorname{STM}\{$ cond $\}<a \_m o d e 4 \bar{S}>\operatorname{Rn}\{!\}$, reglist> STM \{cond\}<a_mode4S> Rn\{!\}, <reglist>^ | Store list of registers to [Rn] <br> Store list of User mode registers to [Rn] | Use from privileged modes only. |
| Store exclusive | Semaphore operation | 6 |  | $[\mathrm{Rn}]:=\mathrm{Rm}$ if allowed, <br> $\mathrm{Rd}:=0$ if successful, else 1 | Rd, Rm, Rn must not be R15. |
| Swap | $\begin{aligned} & \text { Word } \\ & \text { Byte } \end{aligned}$ | $3$ | $\begin{aligned} & \operatorname{SWP}\{\text { cond }\} \text { Rd, Rm, } \quad[\mathrm{Rn}] \\ & \operatorname{SWP}\{\text { cond }\} B \mathrm{Rd}, \mathrm{Rm}, \quad[\mathrm{Rn}] \end{aligned}$ | $\begin{aligned} & \text { temp }:=[\mathrm{Rn}],[\mathrm{Rn}]:=\mathrm{Rm}, \operatorname{Rd}:=\text { temp } \\ & \text { temp }:=\text { ZeroExtend }([\operatorname{Rn}][7: 0]), \\ & {[\operatorname{Rn}][7: 0]:=\operatorname{Rm}[7: 0], \mathrm{Rd}:=\text { temp }} \end{aligned}$ |  |

## ARM Addressing Modes Quick Reference Card

| Addressing Mode 2 - Word and Unsigned Byte Data Transfer |  |  |  |
| :---: | :---: | :---: | :---: |
| Pre-indexed | Immediate offset | [Rn, \#+/-<immed_12>] \{! \} |  |
| Post-indexed | Zero offset | [Rn] | Equivalent to [Rn,\#0] |
|  | Register offset | [Rn, +/-Rm] \{ $\}$ |  |
|  | Scaled register offset <br> Immediate offset <br> Register offset <br> Scaled register offset | [Rn, +/-Rm, LSL \#<shift>] \{! \} | Allowed shifts 0-31 |
|  |  | [Rn, +/-Rm, LSR \#<shift>] \{! \} | Allowed shifts 1-32 |
|  |  | [Rn, +/-Rm, ASR \#<shift>] \{!\} | Allowed shifts 1-32 |
|  |  | [Rn, +/-Rm, ROR \#<shift>] \{! \} | Allowed shifts 1-31 |
|  |  | [Rn, +/-Rm, RRX] $\{!\}$ |  |
|  |  | $\begin{aligned} & {[\mathrm{Rn}], ~ \#+/-<\text { immed_12> }} \\ & {[\mathrm{Rn}], ~+/-\mathrm{Rm}} \end{aligned}$ |  |
|  |  | [Rn], +/-Rm, LSL \#<shift> | Allowed shifts 0-31 |
|  |  | [Rn], +/-Rm, LSR \#<shift> | Allowed shifts 1-32 |
|  |  | [Rn], +/-Rm, ASR \#<shift> | Allowed shifts 1-32 |
|  |  | [Rn], +/-Rm, ROR \#<shift> | Allowed shifts 1-31 |
|  |  | [Rn], +/-Rm, RRX |  |


| Addressing | de 2 (Post-index | only) |  |
| :---: | :---: | :---: | :---: |
| Post-indexed | Immediate offset <br> Zero offset <br> Register offset <br> Scaled register offset | [Rn], \#+/-<immed_12> <br> [Rn] <br> [Rn], +/-Rm <br> [Rn], +/-Rm, LSL \#<shift> <br> [Rn], +/-Rm, LSR \#<shift> <br> [Rn], +/-Rm, ASR \#<shift> <br> [Rn], +/-Rm, ROR \#<shift> <br> [Rn], +/-Rm, RRX | Equivalent to [Rn],\#0 Allowed shifts 0-31 Allowed shifts 1-32 Allowed shifts 1-32 Allowed shifts 1-31 |


| Addressing Mode 3-Halfword, Signed Byte, and Doubleword Data Transfer |  |  |  |  |
| :--- | :--- | :--- | :--- | :---: |
| Pre-indexed | Immediate offset | $[\mathrm{Rn}, \quad+/-<$ immed_8>] $\{!\}$ |  |  |
|  | Zero offset | $[\mathrm{Rn}]$ | Equivalent to [Rn,\#0] |  |
|  | Register | $[\mathrm{Rn},+/-\mathrm{Rm}]\{!\}$ |  |  |
| Post-indexed | Immediate offset | $[\mathrm{Rn}], \#+/-<$ immed_8> |  |  |
|  | Register | $[\mathrm{Rn}],+/-\mathrm{Rm}$ |  |  |


| Addressing Mode 4-Multiple Data Transfer |  |  |  |
| :--- | :--- | :--- | :--- |
| Block load |  | Stack pop |  |
| IA | Increment After | FD | Full Descending |
| IB | Increment Before | ED | Empty Descending |
| DA | Decrement After | FA | Full Ascending |
| DB | Decrement Before | EA | Empty Ascending |
| Block store |  |  | Stack push |
| IA | Increment After | EA | Empty Ascending |
| IB | Increment Before | FA | Full Ascending |
| DA | Decrement After | ED | Empty Descending |
| DB | Decrement Before | FD | Full Descending |


| Addressing Mode 5-Coprocessor Data Transfer |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Pre-indexed | Immediate offset | $[\mathrm{Rn}, \quad \#+/-<$ immed_8*4>] \{!\} |  |  |
|  | Zero offset | $[\mathrm{Rn}]$ | Equivalent to [Rn,\#0] |  |
| Post-indexed | Immediate offset | $[\mathrm{Rn}], \quad \#+/$-<immed_ $8 * 4>$ |  |  |
| Unindexed | No offset | $[\mathrm{Rn}], \quad\{8$-bit copro. option $\}$ |  |  |

## ARM architecture versions

| $n$ | ARM architecture version $n$ and above. |
| :--- | :--- |
| $n \mathrm{~T}, n \mathrm{~J}$ | T or J variants of ARM architecture version $n$ and above. |
| M | ARM architecture version 3M, and 4 and above, except xM variants. |
| $n \mathrm{E}$ | All E variants of ARM architecture version $n$ and above. |
| $n \mathrm{E}^{*}$ | E variants of ARM architecture version $n$ and above, except xP variants. |
| XS | XScale coprocessor instruction |

## Flexible Operand 2

## Immediate value

Logical shift left immediate
Logical shift right immediate
Arithmetic shift right immediate Rotate right immediate Register
Rotate right extended
Logical shift left register Logical shift right register Arithmetic shift right register Rotate right register

| PSR fields | (use at least one suffix) |  |
| :---: | :--- | :--- |
| Suffix | Meaning |  |
| C | Control field mask byte | PSR[7:0] |
| f | Flags field mask byte | PSR[31:24] |
| s | Status field mask byte | $\operatorname{PSR}[23: 16]$ |
| x | Extension field mask byte | PSR[15:8] |


| Condition Field |  | Description (VFP) |
| :---: | :--- | :--- |
| Mnemonic | Description | Equal |
| EQ | Equal | Not equal, or unordered |
| NE | Not equal | Greater than or equal, or unordered |
| CC / LS | Carry Set / Unsigned higher or same | Carry Clear / Unsigned lower |
| MI | Negative | Less than |
| PL | Positive or zero | Less than |
| VS | Overflow | Greater than or equal, or unordered |
| VC | No overflow | Unordered (at least one NaN operand) |
| HI | Unsigned higher | Not unordered |
| LS | Unsigned lower or same | Greater than, or unordered |
| GE | Signed greater than or equal | Less than or equal |
| LT | Signed less than | Greater than or equal |
| GT | Signed greater than | Less than, or unordered |
| LE | Signed less than or equal | Greater than |
| AL | Always (normally omitted) | Less than or equal, or unordered |
|  |  | Always (normally omitted) |


| Processor Modes |  |
| :---: | :--- |
| 16 | User |
| 17 | FIQ Fast Interrupt |
| 18 | IRQ Interrupt |
| 19 | Supervisor |
| 23 | Abort |
| 27 | Undefined |
| 31 | System |

## ARM Addressing Modes <br> Quick Reference Card

| Coprocessor operations | § | Assembler | Action | Notes |
| :---: | :---: | :---: | :---: | :---: |
| Data operations | 2 | CDP\{cond\} <copr>, <op1>, CRd, CRn, CRm\{, <op2>\} | Coprocessor dependent |  |
| Alternative data operations | 5 | CDP2 <copr>, <op1>, CRd, CRn, CRm\{, <op2>\} | Coprocessor dependent | Cannot be conditional. |
| Move to ARM register from coprocessor | 2 | $\operatorname{MRC}\{$ cond $\}$ <copr>, <op1>, Rd, CRn, CRm\{, <op2>\} | Coprocessor dependent |  |
| Alternative move | 5 | MRC2 <copr>, <op1>, Rd, CRn, CRm\{, <op2>\} | Coprocessor dependent | Cannot be conditional. |
| Two ARM register move | 5E* | $\operatorname{MRRC}\{$ cond $\}$ <copr>, <opl>, Rd, Rn, CRm | Coprocessor dependent |  |
| Alternative two ARM register move | 6 | MRRC2 <copr>, <opl>, Rd, Rn, CRm | Coprocessor dependent | Cannot be conditional. |
| Move to coproc from ARM reg | 2 | MCR \{cond\} <copr>, <op1>, Rd, CRn, CRm\{, <op2>\} | Coprocessor dependent |  |
| Alternative move | 5 | MCR2 <copr>, <op1>, Rd, CRn, CRm\{, <op2>\} | Coprocessor dependent | Cannot be conditional. |
| Two ARM register move | 5E* | MCRR\{cond\} <copr>, <opl>, Rd, Rn, CRm | Coprocessor dependent |  |
| Alternative two ARM register move | 6 | MCRR2 <copr>, <opl>, Rd, Rn, CRm | Coprocessor dependent | Cannot be conditional. |
| Load | 2 | LDC \{cond\} <copr>, CRd, <a_mode5> | Coprocessor dependent |  |
| Alternative loads | 5 | LDC2 <copr>, CRd, <a_mode5> | Coprocessor dependent | Cannot be conditional. |
| Store | 2 | STC\{cond\} <copr>, CRd, <a_mode5> | Coprocessor dependent |  |
| Alternative stores | 5 | STC2 <copr>, CRd, <a_mode5> | Coprocessor dependent | Cannot be conditional. |

## Proprietary Notice

Words and logos marked with ${ }^{\circledR}$ or ${ }^{\mathrm{TM}}$ are registered trademarks or trademarks owned by ARM Limited. Other brands and names mentioned herein may be the trademarks of their respective owners.
Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.
The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.
This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

## Document Number

ARM QRC 0001H
Change Log

| Issue | Date | By | Change |
| :--- | :--- | :--- | :--- |
| A | June 1995 | BJH | First Release |
| B | Sept 1996 | BJH | Second Release |
| C | Nov 1998 | BJH | Third Release |
| D | Oct 1999 | CKS | Fourth Release |
| E | Oct 2000 | CKS | Fifth Release |
| F | Sept 2001 | CKS | Sixth Release |
| G | Jan 2003 | CKS | Seventh Release |
| H | Oct 2003 | CKS | Eighth Release |


| Opcode | Description and Action | Inputs | Outputs | EQU |
| :---: | :---: | :---: | :---: | :---: |
| swi $0 \times 00$ | Display Character on Stdout | r0: the character |  | Print_Chr |
| swi $0 \times 02$ | Display String on Stdout | r0: address of a nullterminated ASCII string |  | Print_Str |
| swi $0 \times 11$ | Halt execution |  |  | Exit |
| swi 0x66 | Open File | ro: file name, i.e., address of a nullterminated ASCII string r1: mode (0 for reading) | r0: filehandle (-1 if the file failed to open) | Open |
| swi 0x68 | Close File | r0: filehandle |  | Close |
| swi 0x6B | Write Integer to a File | r0: filehandle (should be 1 for Stdout) r1: integer to write |  | Write_Int |
| swi $0 \times 6 \mathrm{C}$ | Read Integer from a File | r0: filehandle | r0: integer read in | Read_Int |

