

COMP 122/L Lecture 24

Kyle Dewey

Outline

- Sequential circuits
 - D flip-flops

Sequential Circuits

Motivation

$$\text{Output} = \text{Input1} + \text{Input2}$$

Motivation

Output = Input1 + Input2

```
mov r0, #5  
add r1, r0, r0
```

Combinatorial Logic

Outputs entirely determined by the inputs

Combinatorial Logic

Outputs entirely determined by the inputs

$$\text{Output} = \text{Input1} + \text{Input2}$$

Combinatorial Logic

Outputs entirely determined by the inputs

$$\text{Output} = \text{Input1} + \text{Input2}$$

Sequential Logic

Outputs determined by the inputs,
along with the **current state**

Combinatorial Logic

Outputs entirely determined by the inputs


$$\text{Output} = \text{Input1} + \text{Input2}$$

Sequential Logic


Outputs determined by the inputs,
along with the **current state**

```
mov r0, #5  
add r1, r0, r0
```


Combinatorial Logic



Combinatorial Logic



Sequential Logic




Saving Bits

We can utilize *feedback*: putting the output of the circuit back into itself.

Saving Bits


We can utilize *feedback*: putting the output of the circuit back into itself.



(SR Latch)

Saving Bits

We can utilize *feedback*: putting the output of the circuit back into itself.



(SR Latch)


S	R	Next Q
0	0	Q
0	1	0
1	0	1
1	1	X

Building Up

Can use this to store any bit

Building Up


Can use this to store any bit



(D Latch)

Building Up

Can use this to store any bit




(D Latch)

D	E	Next Q
0	0	Q
0	1	0
1	0	Q
1	1	1

Building Up


Can use this to store any bit



(D Latch)


D	E	Next Q
0	0	Q
0	1	0
1	0	Q
1	1	1

Component shorthand:



Question

How fast can this go?




Gate Delay

$$Z = X!X$$


Gate Delay

$$Z = X \neg X$$




Gate Delay

$$Z = X!X$$




Solution

Only look at the outputs at preset intervals.
Space the intervals so the circuit will always be stable by that point.



Solution

Only look at the outputs at preset intervals.
Space the intervals so the circuit will always be stable by that point.




Intervals

Produced by a clock generator: another kind of circuit



Intervals

Produced by a clock generator: another kind of circuit





Intervals

Produced by a clock generator: another kind of circuit





Intervals

Produced by a clock generator: another kind of circuit




Intervals

Produced by a clock generator: another kind of circuit




For example:
sample on
rising edge of
clock
signal

D flip-flop



D flip-flop



Clock input.

This could be triggered on the rising edge, depending on the component